In this paper, field effect transistors (FET) based on different kinds of non-graphene materials are introduced, which are MoS 2 , WSe 2 and black phosphorus (BP). Those devices have their unique features in fabrication process compared with conventional FETs. Among them, MoS 2 FET shows better electrical characteristics by applying a SiO 2 protective layer; WSe 2 FET is fabricated based on a new low pressure chemical vapor deposition (LPCVD) method; BP FET acquires high on/off ratio and high hole mobility by using a simple dry transfer method. Those novel non-graphene materials inspire new design and fabrication process of basic logic device.
INTRODUCTION
Field effect transistor (FET) as the basic logic device plays an important role in information age. Novel two-dimensional (2D) materials show great promise for the next generation low-dimensional FET. However, the FET based on a well-known 2D material, graphene, shows bad on-off radio due to its zero bandgap property. Therefore, beyond graphene, new kinds of non-graphene materials with reasonable bandgap, such as MoS 2 , WSe 2 and black phosphorus (BP), have attracted wide research attention. Unique FET fabrication process was designed for these non-graphene 2D materials to obtain FET with higher mobility and on-off radio. Here, three works about novel field effect transistor fabrication based on non-graphene 2D materials are presented and discussed.
MoS 2 FETs with a SiO 2 protective layer

A. Introduction
Top-gate MoS 2 FETs with SiO 2 protective layer were fabricated to avoid the monolayer MoS 2 from the influence of charged impurities and interface states by designing unique optical lithography process. As a result, the contact property between the MoS 2 and the electrodes were improved and both the carrier mobility and the source-drain current were enhanced. Comparing with MoS 2 FETs without a SiO 2 protective layer, the SiO 2 protective layer was found to enhance the transfer and output characteristics of MoS 2 FETs. This work applies a practical method to enhance the MoS 2 FETs performance in the low-dimensional FET fabrication process.
B. Monolayer MoS 2 characterization and device fabrication
3676
The details of monolayer MoS 2 growth on SiO 2 /Si substrate by CVD method were referred in Ref. 1 . [1] The AFM image in Figure 1 (a) shows the uniformity of the MoS 2 material with a thickness of ~ 0.71 nm which accords with the thickness of monolayer MoS 2 well. The red and blue lines in the Figure 1 (b) present the Raman spectrum of MoS 2 material before and after 10 s buffer oxide etching (BOE) process, which are nearly overlapped and indicate that the BOE liquid did not etch the MoS 2 layer. The difference of the two peak in the Ramon spectrum is 19.5 cm -1 , which demonstrates the MoS 2 layer is a monolayer. Two different MoS 2 FETs structures with and without 10 nm SiO 2 protective layer were shown in Figure 1 (c) and (d) , respectively. Figure 2 shows the fabrication process of the MoS 2 FETs structure with a SiO 2 protective layer. 10 nm SiO 2 layer was deposited on the MoS 2 surface by ALD to protect the MoS 2 layer from being exposed to the photoresist and other object. By the first lithography step, extra SiO 2 protective layer was etched using 10s BOE process and 25 nm Ti electrodes were deposited on the MoS 2 layer. After the second lithography, the extra SiO 2 and MoS 2 layer were etched by the second BOE process and O 2 plasma, respectively. Finally, the high-k HfO 2 dielectric and Al top gate electrodes were made by conventional fabrication process and MoS 2 FETs structures with SiO 2 protective layer were achieved. Figure 3 shows the measured electronic characteristics of a top-gate monolayer MoS 2 FET with a SiO 2 protective layer, whose channel length and width are both 4 μm. Figure 3 
C. Electrical characterization of MoS 2 FETs with a SiO 2 protective layer
WSe 2 FETs based on LPCVD process
A. Introduction
In this work, large-scale growth of high-quality WSe 2 atomic layers directly on SiO 2 /Si substrates using a low pressure chemical vapor deposition (LPCVD) method was reported. The influence of growth temperature, carrier gas flow rate and tube pressure was investigated, which affects the sizes, shapes and the thickness of as-grown WSe 2 flakes. By applying a pre-annealing step, the quality of WSe 2 flakes improve a lot which show the lateral size up to 30 μm and monolayer thin film area of 0.25 mm 2 . After that, raman spectrum, microphotoluminescence and auger electron spectroscopy (AES) were performed to characterize the as-grown WSe 2 flakes. Finally, p-type WSe 2 field-effect transistors were fabricated using the WSe 2 flakes which exhibit excellent electrical properties with carrier mobility of 64 cm 2 · V −1 · s −1 and current on/off ratio over 10 5 . This work opens a new way for the customized low-dimensional non-graphene FET fabrication.
B. Larger scale single crystal WSe 2 growth by LPCVD process
The LPCVD process was performed in a homemade tube furnace with a vacuum pump and pressure meter. After a specific annealing process (see Ref.3 for details), WSe 2 powder (0.2 g) was placed in a quartz boat at the center of a quartz tube, and the clean SiO 2 /Si substrates were used as the growth substrate at the downstream with variable temperature. High-purity Argon gas with a designed flow rate was continuously supplied as the carrier gas and the pressure in the tube was pumped down to 10 Pa during the whole growth process. The tube furnace was heated up to 1060
• C in 30 mins and maintained 30 mins for growth. Finally, the whole system was naturally cooled down to ambient temperature.
The as-grown WSe 2 flakes was observed by optical microscope (OM) shown in Figure 4 to Figure 6 . Figure 4 shows the influence of temperature on WSe 2 growth, demonstrating larger area flakes begin to appear and merge together with temperature decreasing. However, when the temperature became lower, WSe 2 flakes disappeared and WSe 2 nanoflowers began to form. Figure 5 shows the WSe 2 growth at different tube pressures, indicating suitable lower tube pressure can increase the WSe 2 film size. Figure 6 shows the optical images of the as-grown 
C. Electrical characterization of the monolayer back-gated WSe 2 FET
The as-grown WSe 2 flakes were subsequently used to fabricate back-gated FETs by electronic beam lithography. 5 nm Ti and 25 nm Au were evaporated on the WSe 2 flakes to make the source and drain. Figure 8 shows the transfer curves and output curves of the WSe 2 FETs. The typical I SD -V GS curve in Figure 8 (a) indicates a p-type behavior while the linearity of I DS -V DS curves demonstrates ohmic contacts were formed at the source and drain electrodes. The charge mobility and on/off current ratios of the FETs were ~ 64 cm 2 · V −1 · s −1 and 10 5 respectively, which are comparable to the reported results based on exfoliated WSe 2 . 
BP FET based on a simple dry transfer method
A. Introduction
An as-prepared BP FET was fabricated using a simple dry transfer method to minimize polymer residues and avoid the liquid immersion process compared with conventional material transfer process. As a result, BP with little degradation was achieved while the BP FET exhibited excellent electrical properties with a relatively high on/off ratio of 10 4 and a high hole mobility exceeding 380 cm 2 /(V s). Besides, due to the degradation and doping effect, BP shows a timedependent electrical property indicating the declining and recovering process. Finally, it was demonstrated that the degradation and large-scale hysteresis of BP FET could be modified by covering a thin Al 2 O 3 layer.
B. BP characterization and device fabrication
The details of BP using a simple dry transfer method were referred in Ref.4 [4] . The AFM image in Figure 9 (a) shows the uniformity of the dry-transferred BP with a thickness of only 5 nm, demonstrating the transfer technique performed well. However, the three obvious peaks (A 1g , B 2g , and A 2g ) of the Raman spectrum in Figure 9 (b) indicate that the dry transferred BP is not monolayer. [6] The all-dry transfer process for fabricating BP FET is shown in Figure 10 . Firstly, thinlayer BP was exfoliated onto a transparent poly (vinyl chloride) (PVC) film and adhered the film to the micromanipulation platform. After that, the few-layer BP was transferred onto the stripeshaped electrodes on the Si/SiO 2 substrate by pressing the PVC film down. Finally, lift up the film and the target BP was left on the electrodes to achieve a BP FET with bottom electrodes. It is worth noting that the air exposure time should be limited to 10 min during the fabrication and an annealing process is necessary to improve the contact between electrodes and BP, in which the sample is heated at 200 in an argon environment for 20 min. 
C. Electrical characterization of BP FET
The electrical property of BP FET was measured in ambient atmosphere shown in Figure. 11. The on-state current reached up at 0.01 V drain bias and the on/off ratio exceeded 10 4 . The hole mobility was calculated up to 380 cm 2 /(V s), which is comparable to those in other related literatures where BP FET was fabricated in a glove box or measured in vacuum. [5] Figure. 11 (b) shows the output characteristic of BP FETs [6] . For a negative back gate voltage, the current tends to saturate at a high drain bias because of pinch-off. However, the drain current exhibited Schottky behavior when the back gate voltage was more than 0 V, which was demonstrated in other work as well. [5] Figure 12 (a) shows the transfer curve measured under different times, indicating that the electrical conduction of BP was quickly changed from declining to recovering. After depositing a Al 2 O 3 protection layer, the transfer curves of BP FET with initial state and 150 min exposure to ambient atmosphere were shown in Figure 12 
CONCLUSIONS
Three works related to non-graphene 2D materials FETs are presented in this paper. The inserted SiO 2 protective layer enhances the carrier mobility and the source-drain current of MoS 2 FETs. And larger scale single crystal WSe 2 growth by LPCVD process shows the potential to fabricate wafer-scale logic circuits. Moreover, BP FET based on a simple dry transfer method provides a process to improve the performance of the device based on unstable materials. These novel non-graphene based FETs processes inspire new design of basic logic device and their application in electronic systems. Tsinghua University, and Advanced Sensor and Integrated System Lab of Tsinghua University Graduate School at Shenzhen (ZDSYS20140509172959969).
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